

(11) EP 0 982 771 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

01.03.2000 Bulletin 2000/09

(51) Int Cl.7: H01L 21/768

(21) Application number: 99306470.8

(22) Date of filing: 17.08.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 28.08.1998 US 143037

(71) Applicant: LUCENT TECHNOLOGIES INC. Murray Hill, New Jersey 07974-0636 (US) (72) Inventors:

Gross, Michal Edith
 Summit, New Jersey 07901 (US)

Lingk, Christoph
 Berkeley Heights, New Jersey 07922 (US)

(74) Representative:

Johnston, Kenneth Graham et al Lucent Technologies (UK) Ltd, 5 Mornington Road Woodford Green Essex, IG8 OTU (GB)

(54) Process for semiconductor device fabrication having copper interconnects

(57) A process for fabricating a semiconductor device with copper interconnects is disclosed. In the process of the present invention, a layer of dielectric material is formed on a substrate. At least one recess is formed in the layer of dielectric material. Barrier layers and seed layers for electroplating are then deposited over the entire surface of the substrate. The recess is then filled with copper by electroplating copper over the surface of the substrate. The electroplated copper has an average

grain size of about 0.1 μm to about 0.2 μm immediately after deposition. The substrate is then annealed to increase the grain size of the copper and to provide a grain structure that is stable over time at ambient conditions and during subsequent processing. After annealing, the average grain size of the copper is at least about 1 μm in at least one dimension. The copper that is electroplated on the dielectric layer is then removed using an expedient such as chemical mechanical polishing. The copper that remains is the copper in the recess.

30

Description

BACKGROUND OF THE INVENTION

Technical Field

[0001] This invention is directed to a process for fabricating integrated circuit devices and, in particular, to semiconductor devices that have copper interconnects.

1

Art Background

[0002] As devices are scaled to sub-micron dimensions, formation of reliable sub-micron interconnection (interconnects) becomes increasingly difficult. Many techniques have been used to form interconnects. However, as the dimensions of sub-micron interconnects get smaller, current techniques are becoming less useful. [0003] For example, techniques that require the interconnects to be formed by patterning a layer of metal using lithographic techniques, in which the pattern defined in a layer of energy sensitive material is transferred into the underlying metal layer by etch expedient, have several problems. In these techniques, contact holes (windows or vias) are formed in a layer of a dielectric material. The contact holes are then filled with metal by depositing a metal layer over the dielectric layer. The portion of the deposited metal layer overlying the dielectric layer is then removed using an expedient such as etching or chemical mechanical polishing (CMP). The portion of the metal layer that remains is the portion in the contact holes formed in the dielectric layer.

[0004] A second layer of metal is then formed over the dielectric layer with the metal-filled contact holes. The second metal layer is patterned to form the interconnect wires in the conventional subtractive process. Typically the metal filling the contact holes is one metal (e.g., CVD (chemical vapor deposited) tungsten) and the patterned metal is a second metal (e.g., aluminum). The second metal layer is patterned using lithographic techniques. [0005] Such a process has certain problems associated therewith. Specifically, the patterned aluminum layer is subject to sidewall corrosion. Also, the spaces between the patterned metal lines must be subsequently filled with a dielectric layer before further processing. Furthermore, the use of dissimilar metals for the interconnects (e.g., tungsten) and the wires (e.g., aluminum) adversely affects both the mechanical strength and the electrical quality of the interconnect.

[0006] Copper is currently under investigation as an interconnect material because it has a low cost and a low resistivity. However, it is difficult to etch copper. Therefore processes that require the metal interconnect to be etched are not useful for forming copper interconnects. A promising technique for forming interconnects is a dual damascene process (or a combination of two single damascene processes). In a dual damascene process a single dielectric layer is deposited and pat-

terned using a two-step etch process. The first step etches contact openings through half or more of the dielectric layer thickness and the second etch step etches the contact openings through the remaining dielectric thickness to the underlying layer and also the interconnect channels (i.e., trenches) part way through the dielectric layer.

[0007] The dual damascene process is advantageous for copper interconnect formation compared to the conventional subtractive process because in dual damascene, lithographic techniques and etching expedients are not required to pattern a layer of copper. However, in dual damascene, copper deposition is complicated because the contact openings may have an aspect ratio (i.e. the ratio of the height to the width of the recess) of 2:1, 3:1, or more. The high aspect ratio makes sputter deposition difficult. Copper may be deposited by CVD within the contact openings and interconnect channels. However, copper is difficult and/or expensive to deposit by CVD. As a result, copper is not typically deposited by CVD in production.

[0008] Electroless metal deposition (i.e., electroless plating) has been investigated as a technique for depositing copper onto a patterned layer of dielectric material. In this technique the surfaces to be plated (e.g., contact openings (windows or vias) and interconnect channels) must be pretreated before the metal is deposited in order to effect electroless deposition. Low deposition rates and issues of bath stability make this approach unattractive for use in production. In addition, current surface activation techniques such as physical vapor deposition (PVD, e.g., sputtering) of a catalytic metal or treatment with an activating solution are either difficult or incompatible with current processes for device fabrication.

35 [0009] A major advantage of copper is its relatively low cost and low resistivity. However, it has a relatively large diffusion coefficient into silicon, silicon dioxide, and low dielectric constant polymers such as polyimide. Copper from an interconnect may diffuse through the silicon dioxide or polymer layer and into the underlying silicon. Copper diffusion into the underlying silicon substrate can degrade the transistor characteristics of the resulting device. Copper interconnects should be encapsulated by at least one diffusion barrier to prevent diffusion into the silicon dioxide layer. The formation of this diffusion barrier is another problem associated with copper interconnect formation.

[0010] As noted in U.S. Patent No. 5,627,102 to Shinriki et al., one problem associated with the formation of metal interconnects is that voids form in the metal filling the recess. Such faulty fill-up leads to a failure to establish a sound electrical contact. The problem of faulty fill-up increases with increasing aspect ratios. Consequently, as the width of the recess decreases, the problems associated with faulty fill-up increase.

[0011] Accordingly, a process for making copper interconnects that addresses the current problems associated with copper interconnect formation is desired.

SUMMARY OF THE INVENTION

[0012] The present invention is directed to a process for semiconductor device fabrication in which at least one of the interconnects is made of copper. In the process of the present invention, a copper or copper alloy is electroplated into a recess formed in the surface of a dielectric layer on a semiconductor substrate (i.e., a single damascene process). The dielectric layer may be a material such as silicon dioxide or a low dielectric constant polymer such as, for example, polyimide or polyaryl ethers. For convenience, the recess is referred to as a trench, although one skilled in the art will appreciate that the configuration of the recessed portion is a matter of design choice.

[0013] Since copper may diffuse into the dielectric material, a barrier to copper diffusion is typically required. Such a barrier is typically formed on the recess in the dielectric layer before the copper is deposited therein. However, the barrier may also be formed by doping the copper and by outdiffusing the dopant material to form a barrier layer at the interface between the copper and the dielectric, after the copper is deposited in the recess, to prevent copper diffusion into the adjacent dielectric material. Materials that act as a barrier to copper diffusion are well known to one skilled in the art. Examples of suitable barrier materials include tantalum, tantalum nitride and titanium nitride. The thickness of a barrier layer is at least about 10 nm.

[0014] Before electroplating copper in the trench, a seed layer is formed therein. The thickness of the seed layer is at least about 5 nm. The seed layer acts as a cathode for electroplating copper into the recess. The copper seed layer is deposited using a conventional expedient such as PVD, CVD, or electroless plating.

[0015] A layer of copper is then electroplated onto the barrier-coated surface of the dielectric layer formed on the substrate. The copper layer is formed over the entire surface of the substrate. The copper layer is then polished back so that the only portion of the copper that remains is the portion of the copper in the trench. The electroplated copper layer is polished back using conventional expedients well known to one skilled in the art. Chemical mechanical polishing is one example of a suitable expedient.

[0016] Either before or after the electroplated layer of copper is polished, the substrate is then annealed. The temperature of the anneal, and the duration of the anneal, are selected to bring the grain structure of the electroplated copper from its as-deposited small grain state to a large grain state. For purposes of the present invention, a small grain state is an average grain size of about 0.1 μm to about 0.2 μm . A large grain state is a grain size that is at least one micron in at least one dimension. In certain embodiments, the grain size is constrained by the size of the recess in which the copper is deposited. For example, when the copper is deposited in a trench having a width of less than one micron, the

average large grain size is at least as large as the width of the trench into which the copper is deposited and at least about 1 µm in the length direction of the trench. Within the defined range, the smaller the grain size when the copper is deposited, the better the fill. However, after the copper is deposited, it is advantageous to increase the grain size of the copper to the large grain state in order to improve the electrical characteristics of resulting device.

[0017] When small grain copper is electroplated using baths with organic additives, the grain structure of the copper is not stable at ambient conditions. In the process of the present invention, the electroplated copper is annealed after deposition in order to provide a copper grain structure that is stable over time.

[0018] In the embodiments of the present invention in which the width of the trench is about 0.1 μm to about 5 μm , it is advantageous if the average diameter of the grains in the plated copper film (in the as-deposited small grain state) is about 0.1 μm to about 0.2 μm . In order to obtain large grain state copper with the requisite stability, the substrate is annealed at a temperature in the range of about 100°C to about 400°C for about 1 minute to about 1 hour in a non-oxidizing environment. For purposes of the present invention, a non-oxidizing environment is either a vacuum or a non-oxidizing gas such as hydrogen, nitrogen, or argon.

[0019] After the copper layer is both polished back and annealed, a passivation layer is formed over the substrate. The passivation layer is intended to prevent the copper interconnect from oxidation and diffusion. One example of a suitable passivation layer material is silicon nitride (Si_3N_4).

35 BRIEF DESCRIPTION OF THE DRAWINGS

[0020] FIG. 1 is a flow diagram of one embodiment of the present invention.

DETAILED DESCRIPTION

[0021] The embodiments of the present invention form an interconnect channel and a copper-containing interconnect within a semiconductor device. In general, a dielectric layer is deposited over a substrate and patterned to form an interconnect channel. An interconnect layer is deposited over the patterned dielectric layer and within the interconnect channel. The substrate is polished with a polishing slurry to remove the portion of the interconnect layer that lies on the patterned dielectric layer, thereby forming the interconnect. Either before or after the interconnect layer is polished, the substrate is annealed. The temperature and duration of the anneal are selected to provide a copper-containing interconnect layer in which the copper has a desired grain size. The interconnect layer may include a barrier layer and a seed layer in addition to the copper layer. If needed, a diffusion barrier layer may be deposited before form-

45

15

20

ing another interconnect level. A passivation layer is deposited over each interconnect level.

[0022] The interconnect level is typically formed over a layer of dielectric material with contacts formed therein. The interconnect is in electrical contact with at least one underlying metal feature (window, via) formed in the underlying dielectric layer. In the process of the present invention, the metal features in the underlying layer are also formed by electroplating copper.

[0023] A number of materials may be used with the present invention. In general, the dielectric layer is typically either silicon nitride, silicon dioxide (doped or undoped), silicon oxynitride, fluoropolymer, polyaryl ether, or polyimide. The interconnect metal is copper.

[0024] Since copper has a tendency to diffuse into dielectric materials generally and silicon dioxide in particular, a layer of material that acts as a barrier to diffusion is required. This layer can be formed by either deposition of a barrier layer prior to electroplating copper onto the substrate, or by outdiffusion from the copper itself. If the barrier layer is a separate layer of material, examples include silicon nitride, phosphosilicate glass (PSG), silicon oxynitride, aluminum oxide (Al_xO_y), tantalum, titanium nitride, niobium, or molybdenum. These material are deposited by conventional expedients such as CVD or PVD.

[0025] The process of the present invention is used to make copper interconnects to device structures including polysilicon gates, word lines, source regions, drain regions, bit lines, base emitters, collectors, etc. It will be readily apparent to one skilled in the art that the present invention can be used with any semiconductor technology such as, for example, MOS (metal-oxide-semiconductor) devices (e.g., NMOS, PMOS, CMOS, and BiCMOS), bipolar devices, multi-chip modules, and III-V semiconductors.

[0026] FIG. 1 includes a flow diagram of one embodiment of the present invention. In step 10, a silicon dioxide layer is formed on a silicon substrate (the top layer of which is typically a patterned layer of dielectric material with contacts to underlying devices formed therein) and patterned to form an interconnect channel. In step 11 of the described embodiment, a layer that acts as a barrier to the diffusion of copper is deposited over the substrate and into the interconnect channel. In step 12, a layer of material that functions as a cathode during the subsequent electrodeposition of copper is formed over the patterned dielectric layer and in the interconnect channel.

[0027] In step 13, copper is then electroplated over the patterned dielectric layer and in the interconnect channel. In step 14 the substrate is then annealed to provide copper having a large grain structure with the requisite stability. The substrate is then chemically mechanically polished (15) to remove the portion of the copper layers that lies on the surface of the patterned silicon dioxide layer. In the process of the present invention, the polishing and annealing steps are performed

interchangeably. A silicon nitride passivation layer is formed over each interconnect layer in step 16.

Example 1

[0028] Damascene trenches were formed in a $0.5\,\mu m$ thick layer of silicon dioxide formed on a 150 mm silicon wafers. The silicon dioxide layer was formed from PETEOS (plasma enhanced tetraethyl orthosilicate). The trenches were formed using eight different width and space combinations. Trench widths were in the range of $0.3\,\mu m$ to $5\,\mu m$. These widths represent interconnect widths that might be found from the lower to the upper levels of circuit wiring. The damascene trenches were prepared as grating arrays (i.e., many trenches of equal widths spaced equally apart). For the submicron trench widths $(0.3\,\mu m,\,0.5\,\mu m,\,and\,0.8\,\mu m)$ gratings with spacings ranging from roughly equal to the trench width to on the order of $3\,\mu m$ were made to examine proximity effects.

[0029] After the trenches were formed, a 50 nm-thick layer of tantalum nitride was formed on the oxide using PVD. The tantalum nitride was a barrier to the diffusion of copper into the oxide and an adhesion layer. A 100 nm-thick layer of copper was then formed over the layer of tantalum nitride to serve as a cathode for electroplating. The copper film was also formed by PVD. The PVD films were formed sequentially on the wafers, without a vacuum break, by DC magnetron sputtering in a M2i™ cluster deposition tool from Novellus of San Jose, California. The tantalum nitride was deposited using 3 kW power (no bias) and a 1:1 collimator. The deposition pressure was 2.9 mTorr and the flow rates of argon and nitrogen were both 35 sccm. The wafer temperature was 1500C. The copper was deposited using 3.1 kW of power (no bias) and a 1:1 collimator. The deposition pressure was standard for PVD copper deposition and the flow rate of argon was 35 sccm. The wafer temperature was 50°C.

40 [0030] The copper was electroplated onto the wafers using an Equinox™ fountain plating system from Semitool of Kalispell, Montana. The wafers were placed in an CUBATH® SC bath that is commercially obtained from Enthone. The bath had a copper sulfate/sulfuric acid plating chemistry. A pulse waveform with a current of 4.9 amp cycled at 95 msec on and 35 msec off was used to electroplate the copper onto the substrate. Copper was plated to a coulometric equivalent of a 1 μm film on an unpatterned 150 mm diameter silicon wafer. The copper films, as plated, were observed to be fine-grained and highly reflective, with a uniform grain size of about 0.1 μm to about 0.2 μm.

[0031] Some of the copper-plated substrates were then annealed at 400°C for one hour in a tube furnace at atmospheric pressure in forming gas (N₂/10% H₂). The grain size of the annealed copper films were compared with the grain size of unannealed copper films. The grain size of the unannealed copper films was ob-

10

20

served to increase over time. At room temperature, the grain size of the unannealed copper films increased from an as-deposited average diameter of $0.1~\mu m$ to $0.2~\mu m$. Over a period of hours to weeks, the grain size of the unannealed films was observed to increase to greater than $1~\mu m$. The increase in grain size did not occur uniformly. The grain size increase began at isolated points (nucleation sites) in the film and the size of the sites and the number of sites was observed to increase over time. Such change in the copper grain size over a long period of time is not desired because it is uncontrolled and dynamic. The copper film had a mixture of large and small grains for a long period of time.

[0032] By contrast, the annealed copper had a uniformly large grain size structure. There was no mixture of large and small grains. The grain size of copper films that were annealed (either before or after the films were subjected to CMP) was not observed to significantly increase over time.

[0033] The grain size of the copper in its as-deposited state is affected by the composition of the electroplating bath that is used to electroplate the copper on the substrate. Specifically, it was observed that only baths that contained organic compounds provided copper films with the desired as-deposited grain size (about 0.1 µm to about 0.2 μm). When an acid-based copper sulfate electroplating bath chemistry without organic additives was used, the resulting electroplated copper had an average as-deposited grain size that was too large to provide the desired fill. Although applicants do not wish to be held to a particular theory, it is applicants' belief that electroplated copper films with the desired as-deposited small grain size are only obtained when copper electroplating bath chemistries that contain organic compounds (as either ligands, brighteners, leveling agents, etc.) are used.

Claims

1. A process for device fabrication comprising:

forming a layer of a dielectric material on a sub-

forming at least one recess in the layer of dielectric material;

filling the recess in the dielectric material with electroplated copper wherein the electroplated copper has an average grain size of about 0.1 μm to about 0.2 μm; and

annealing the substrate at conditions that increase the average grain size of the electroplated copper to at least 1 μm in at least one dimension.

 The process of claim 1 wherein the substrate is annealed at a temperature in the range of about 100°C to about 400°C for a duration of about one minute to about one hour.


- The process of claim 1 wherein a barrier layer is formed in the recess before the copper is electroplated onto the substrate.
- The process of claim 3 wherein a seed layer is formed over the barrier layer before the copper layer is electroplated onto the substrate.
- The process of claim 2 wherein the seed layer is formed over the recess.
- The process of claim 1 further comprising removing the portion of the electroplated copper formed over the dielectric layer and leaving only the electroplated copper in the recess.
- The process of claim 1 wherein the recess has a length, a width, and a height.
- The process of claim 7 wherein the average grain size after anneal is at least as wide as the recess and at least one micron in the length direction of the recess.
- The process of claim 1 wherein the copper is electroplated from an electroplating bath comprising copper and at least one organic compound.

55

50

40

FIG. 1





EUROPEAN SEARCH REPORT

Application Number EP 99 30 6470

	DOCUMENTS CONSID	ERED TO BE RELEVANT		
Category	Citation of document with in of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.C1.7)
A	US 5 431 803 A (DIF 11 July 1995 (1995- * column 4, line 45 * column 8, line 48	-51; figures 5-9 *	1,9	H01L21/768
Α	US 5 600 532 A (MIC 4 February 1997 (19 * column 2, line 8- * column 3, line 6-	12 *	1	
Α	18 August 1987 (198	LY STEPHEN R ET AL) 7-08-18) - column 4, line 48 *	1,3-5,7	
P,A	EP 0 881 673 A (IBM 2 December 1998 (19 * column 8, line 31		1,3-5,7	
				TECHNICAL FIELDS SEARCHED (Int.CI.7)
				H01L
		and drawn up for all plains		
	The present search report has	Deen drawn up for all claims Date of completion of the search		Exeminer
	MUNICH	3 December 1999	Boe	tticher, H
CATEGORY OF CITED DOCUMENTS T: theory or princip E: earlier patent do X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background		ele underlying the invention cournent, but published on, or ate in the application		

EPO FORM 1563 03.82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 6470

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

03-12-1999

US 5431803 A 11-07-1995 US 5421985 A 06-06-1 AT 161901 T 15-01-1 CN 1105398 A 19-07-1 DE 69407726 D 12-02-1 DE 69407726 T 16-04-1 EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1 EP 0881673 A 02-12-1998 JP 11045887 A 16-02-1	Patent document cited in search repor		ublication date	Patent family member(s)		cation ate
CN 1105398 A 19-07-1 DE 69407726 D 12-02-1 DE 69407726 T 16-04-1 EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1	US 5431803	A 11-0	07-1995 US	5421985	A 06-0	5-19
CN 1105398 A 19-07-1 DE 69407726 D 12-02-1 DE 69407726 T 16-04-1 EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US \$600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1			AT	161901	T 15-0	1-19
DE 69407726 D 12-02-1 DE 69407726 T 16-04-1 EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						7-19
DE 69407726 T 16-04-1 EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
EP 0649917 A 26-04-1 JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
JP 7188969 A 25-07-1 US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 5403465 A 04-04-1 US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 5454926 A 03-10-1 AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
AT 151474 T 15-04-1 AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
AU 7952791 A 31-12-1 DE 69125573 D 15-05-1 DE 69125573 T 17-07-1 EP 0485588 A 20-05-1 JP 5502062 T 15-04-1 NO 920396 A 16-03-1 WO 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 UP 0485588 A 20-05-1 US 20-05-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 US 4687552 A 18-08-1987 EP 0226385 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 UP 0485588 A 20-05-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 UP 62133738 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 US 4687552 A 18-08-1987 EP 0226385 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
W0 9119024 A 12-12-1 US 5600532 A 04-02-1997 JP 7283077 A 27-10-1 US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1						
US 4687552 A 18-08-1987 EP 0226385 A 24-06-1 JP 62133738 A 16-06-1				9119024	A 12-13	2-19
JP 62133738 A 16-06-1	US 5600532	A 04-0)2-1997 JP	7283077	A 27-10)-19
	US 4687552	A 18-0)8−1987 EP	0226385	A 24-0	5-19
EP 0881673 A 02-12-1998 JP 11045887 A 16-02-1			JP	62133738	A 16-0	5-19
	EP 0881673	A 02-1	2-1998 JP	11045887	A 16-0	2-19

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82